General Description

The MAX3110E/MAX3111E combine a full-featured universal asynchronous receiver/transmitter (UART) with ±15kV ESD-protected RS-232 transceivers and integrated charge-pump capacitors into a single 28-pin package for use in space-, cost-, and power-constrained applications. The MAX3110E/MAX3111E also feature an SPI™/QSPI™/MICROWIRE™-compatible serial interface to save additional board space and microcontroller (µC) I/O pins.

A proprietary low-dropout output stage enables the 2-driver/2-receiver interface to deliver true RS-232 performance down to V_{CC} = +3V (+4.5V for MAX3110E) while consuming only 600µA. The receivers remain active in a hardware/software-invoked shutdown, allowing external devices to be monitored while consuming only 10µA. Each device is guaranteed to operate at up to 230kbps while maintaining true EIA/TIA-232 output voltage levels.

The MAX3110E/MAX3111E's UART includes a crystal oscillator and baud-rate generator with software-programmable divider ratios for all common baud rates from 300baud to 230kbaud. The UART features an 8 word-deep receive FIFO that minimizes processor overhead and provides a flexible interrupt with four maskable sources. Two control lines (one input and one output) are included for hardware handshaking.

The UART and RS-232 functions can be used together or independently since the two functions share only supply and ground connections (the MAX3110E/ MAX3111E are hardware- and software-compatible with the MAX3100 and MAX3222E).

________________________Applications

Point-of-Sale (POS) Devices

Handy-Terminals

Telecom/Networking Diagnostic Ports

Industrial Front-Panel Interfaces

Hand-Held/Battery-Powered Equipment

Pin Configuration appears at end of data sheet.

†Covered by U.S. Patent numbers 4,636,930; 4,679,134; 4,777,577; 4,797,899; 4,809,152; 4,897,774; 4,999,761; and other patents pending.

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

MAXIM

Features

♦ **Integrated RS-232 Transceiver and UART in a Single 28-Pin Package**

MAXM

- ♦ **SPI/QSPI/MICROWIRE-Compatible µC Interface**
- ♦ **Internal Charge-Pump Capacitors— No External Components Required!**
- ♦ **True RS-232 Operation Down to VCC = +3V (MAX3111E)**
- ♦ **ESD Protection for RS-232 I/O Pins ±15kV—Human Body Model ±8kV—IEC 1000-4-2, Contact Discharge ±15kV—IEC 1000-4-2, Air-Gap Discharge**
- ♦ **Single-Supply Operation +5V (MAX3110E) +3.3V (MAX3111E)**
- ♦ **Low Power**

600µA Supply Current 10µA Shutdown Supply Current with Receiver Interrupt Active

- ♦ **Guaranteed 230kbps Data Rate**
- ♦ **Hardware/Software-Compatible with MAX3100 and MAX3222E**

Ordering Information

Ordering Information continued at end of data sheet.

Typical Application Circuit

__ Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

ABSOLUTE MAXIMUM RATINGS

Note 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference should not exceed 13V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX3110E

(V_{CC} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at $V_{CC} = +5V$, $T_A = +25^{\circ}C$.) (Note 2)

MAXM

ELECTRICAL CHARACTERISTICS—MAX3110E (continued)

(V_{CC} = +4.5V to +5.5V, TA = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at V_{CC} = +5V, T_A = +25°C.) (Note 2)

MAXIM

ELECTRICAL CHARACTERISTICS—MAX3110E (continued)

(V_{CC} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at V_{CC} = +5V, T_A = +25°C.) (Note 2)

MAXIM

ELECTRICAL CHARACTERISTICS—MAX3111E

(V_{CC} = +3.0V to +3.6V, V_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at VCC = +3.3V, TA = +25°C.) (Note 2)

ELECTRICAL CHARACTERISTICS—MAX3111E (continued)

(V_{CC} = +3.0V to +3.6V, V_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at V_{CC} = +3.3V, T_A = +25°C.) (Note 2)

MAXIM

ELECTRICAL CHARACTERISTICS—MAX3111E (continued)

(V_{CC} = +3.0V to +3.6V, V_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are measured for baud rate set to 9600baud at $V_{CC} = +3.3V$, $T_A = +25°C$.) (Note 2)

Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device ground unless otherwise noted.

Note 3: I_{CCSHDN(H)} represents a hardware-only shutdown. In hardware shutdown, the UART is in normal operation and the charge pumps for the RS-232 transmitters are shut down.

Note 4: I_{CCSHDN(H+S)} represents a simultaneous software and hardware shutdown in which the UART and charge pumps are shut down.

Note 5: Transmitter skew is measured at the transmitter zero cross points.

 $(T_A = +25^{\circ}C$, unless otherwise noted.)

Typical Operating Characteristics

MAXIM

8 ___

Pin Description

MAXIM

Figure 1. MAX3110E/MAX3111E Functional Diagram

Detailed Description

The MAX3110E/MAX3111E contain an SPI/QSPI/MICROWIREcompatible UART and an RS-232 transceiver with two drivers and two receivers. The UART is compatible with SPI and QSPI for $CPOL = 0$ and $CPHA = 0$. The UART supports data rates up to 230kbaud for standard UART bit streams as well as IrDA and includes an 8-word receive FIFO. Also included is a 9-bit-address recognition interrupt.

The RS-232 transceiver has electrostatic discharge (ESD) protection on the transmitter outputs and the receiver inputs. The internal charge-pump capacitors minimize the number of external components required. The RS-232 transceivers meet EIA/TIA-232 specifications for V_{CC} down to the minimum supply voltage and are guaranteed to operate for data rates up to 250kbps.

The UART and RS-232 functions operate as one device or independently since the two functions share only supply and ground connections.

UART

The universal asynchronous receiver transmitter (UART) interfaces the SPI/QSPI/MICROWIRE-compatible synchronous serial data from a microprocessor (uP) to asynchronous, serial-data communication ports (RS-232, IrDA). Figure 1 shows the MAX3110E/MAX3111E functional diagram. Included in the UART function is an SPI/QSPI/MICROWIRE interface, a baud-rate generator, and an interrupt generator.

SPI Interface

The MAX3110E/MAX3111E are compatible with SPI, $QSPI$ (CPOL = 0, CPHA = 0), and MICROWIRE serialinterface standards (Figure 2). The MAX3110E/ MAX3111E have a unique full-duplex-only architecture that expects a 16-bit word for DIN and simultaneously produces a 16-bit word for DOUT regardless of which read/write register is used. The DIN stream is monitored for its first two bits to tell the UART the type of data transfer being executed (see the Write Configuration Register, Read Configuration Register, Write Data Register, and Read Data Register sections). DIN (MOSI) is latched on SCLK's rising edge. DOUT (MISO) should be read into the µP on SCLK's rising edge. The first bit (bit 15) of DOUT transitions on \overline{CS} 's falling edge, and bits 14–0 transition on SCLK's falling

edge. Figure 3 shows the detailed serial timing specifications for the synchronous SPI port.

Only 16-bit words are expected. If $\overline{\text{CS}}$ goes high in the middle of a transmission (any time before the 16th bit), the sequence is aborted (i.e., data does not get written to individual registers). Most operations, such as the clearing of internal registers, are executed only on CS's rising edge. Every time \overline{CS} goes low, a new 16-bit stream is expected. An example of using the Write Configuration Register is shown in Figure 4.

Table 1 describes the bits located in the Write Configuration, Read Configuration, Write Data, and Read Data Registers. This table also describes whether the bit is a read or a write bit and the power-on reset state (POR) of the bits. Figure 5 shows an example of parity and word-length control.

Figure 2. Compatible CPOL and CPHA Timing Modes

Figure 3. Detailed Serial Timing Specifications for the Synchronous SPI Port

/VI /IXI /VI

MAX3110E/MAX3111E **MAX3110E/MAX3111E**

MAXM

Table 1. Bit Descriptions

MAX3110E/MAX3111E

MAX3110E/MAX3111E

Table 1. Bit Descriptions (continued)

Notice to High-Level Programmers: The UART follows the SPI convention of providing a bidirectional data path for writes and reads. Whenever the data is written, data is also read back. This speeds operation over the SPI bus, and the UART needs this speed advantage when operating at high baud rates. In most high-level languages, such as C, there are commands for writing and reading stream I/O devices such as the console or serial port. In C specifically, there is a "PUTCHAR" command that transmits a character and a "GETCHAR" command that receives a character. If programmers were to write direct write and read commands in C with no underlying driver code, they would notice that a PUTCHAR command is really a PUTGETCHAR command. These C commands assume some form of BIOS-level support for these commands. The proper way to implement these commands is to write driver code, usually in the form of an assembly-language interrupt-service routine and a callable routine used by high-level routines. This driver

handles the interrupts and manages the receive and transmit buffers for the MAX3110E/MAX3111E. When a PUTCHAR executes, this driver is called and it safely buffers any characters received when the current character is transmitted. When a GETCHAR executes, it checks its own receive buffer before getting data from the UART. See the C-language Outline of a MAX3110E/ MAX3111E Software Driver in Listing 1, which appears at the end of this data sheet.

Listing 1 is a C-language outline of an interrupt-driven software driver that interfaces to a MAX3110E/ MAX3111E, providing an intermediate layer between the bit-manipulation subroutine and the familiar PUTCHAR/GETCHAR subroutines.

The user must supply code for managing the transmit and receive queues as well as the low-level hardware interface itself. The interrupt control hardware must be initialized before this driver is called.

MAX3110E/MAX3111E MAX3110E/MAX3111

Write Configuration Register (D15, D14 = 1, 1) Configure the UART by writing a 16-bit word to the write configuration register, which programs the baud rate, data word length, parity enable, and enable of the 8 word receive FIFO. In this mode, bits 15 and 14 of the DIN configuration word are both required to be 1 in order to enable the write configuration mode. Bits 13–0 of the DIN configuration word set the configuration of the UART. Table 2 shows the bit assignment for the write configuration register. The write configuration register allows selection between normal UART timing and IrDA timing, provides shutdown control, and contains four interrupt mask bits.

Using the write configuration register clears the receive FIFO and the R, T, RA/FE, D0r–D7r, D0t–D7t, Pr, and Pt registers. RTS and CTS remain unchanged. The new configuration is valid on \overline{CS} 's rising edge if the transmit buffer is empty $(T = 1)$ and transmission is over. If the latest transmission has not been completed $(T = 0)$, the registers are updated when the transmission is over.

The write configuration register bits (FEN, SHDNi, IR, ST, PE, L, B3–B0) take effect after the current transmission is over. The mask bits $(TM, \overline{RM}, \overline{PM}, \overline{RAM})$ take effect immediately after SCLK's 16th rising edge.

Bits 15 and 14 of the DOUT write configuration (R and T) are sent out of the MAX3110E/MAX3111E along with 14 trailing zeros. The use of the R and T bits is optional, but ignore the 14 trailing zeros.

Warning! The UART requires stable crystal oscillator operation before configuration (typically ~25ms after power-up). Upon power-up, compare the write configuration bits with the read configuration bits in a software loop until both match. This ensures that the oscillator is stable and that the UART is configured correctly.

Read Configuration Mode (D15, D14 = 0, 1)

The read configuration mode is used to read back the last configuration written to the UART. In this mode, bits 15 and 14 of the DIN configuration word are required to be 0 and 1, respectively, to enable the read configuration mode. Bits 13–1 of the DIN word should be zeros, and bit 0 is the test bit to put the UART in test mode (see the Test Mode section). Table 3 shows the bit assignment for the read configuration register.

Test Mode

The device enters a test mode if bit 0 of the DIN configuration word equals one when doing a read configuration. In this mode, if $\overline{CS} = 0$, the \overline{ATS} pin transmits a clock that is 16-times the baud rate. The TX pin is low as long as $\overline{\text{CS}}$ remains low while in test mode. Table 3 shows the bit assignment for the read configuration register.

Write Data Register (D15, D14 = 1, 0)

Use the write data register for transmitting to the TXbuffer and receiving from the RX buffer (and RX FIFO when enabled). When using this register, the DIN and DOUT write data words are used simultaneously, and bits 13–11 for both the DIN and DOUT write data words are meaningless zeros. The DIN write data word contains the data that is being transmitted, and the DOUT write data word contains the data that is being received from the RX FIFO. Table 4 shows the bit assignment for the write data mode. To change the RTS pin's output state without transmitting data, set the \overline{TE} bit high. If performing a write data operation, the R bit will clear on the falling edge of SCLK's 16th clock pulse if no new data is available.

Read Data Register (D15, D14 = 0, 0)

Use the read data register for receiving data from the RX FIFO. When using this register, bits 15 and 14 of DIN are both required to be 0. Bits 13–0 of the DIN read-data word should be zeros. Table 5 shows the bit assignments for the read data mode. Reading data clears the R bit and interrupt IRQ. If performing a read data operation, the R bit will clear on the falling edge of SCLKs 16th clock pulse if no new data is available.

Table 2. Write Configuration (D15, D14 = 1, 1)

D15 is present at DOUT on \overline{CS} 's falling edge. Consecutive bits are clocked out on SCLK's falling edge.

Notes:

bit 15: DOUT

 $R = 1$, Data is available to be read or is being read from the receive register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

 $T = 1$, Transmit buffer is empty.

 $T = 0$, Transmit buffer is full.

bits 13–0: DOUT

Zeros

bits 15, 14: DIN

1,1 = Write Configuration

bit 13: DIN

 \overline{FEN} = 0, FIFO is enabled.

 \overline{FEN} = 1, FIFO is disabled.

bit 12: DIN

SHDNi = 1, Enter software shutdown.

SHDNi = 0, Exit software shutdown.

bit 11: DIN

 \overline{TM} = 1, Transmit buffer empty interrupt is enabled.

 $\overline{TM} = 0$, Transmit buffer empty interrupt is disabled.

bit 10: DIN

 $\overline{\text{RM}}$ = 1, Data available in the receive register or FIFO interrupt is enabled.

 $\overline{\text{RM}}$ = 0, Data available in the receive register or FIFO interrupt is disabled.

bit 9: DIN

 \overline{PM} = 1, Parity bit high received interrupt is enabled.

 \overline{PM} = 0, Parity bit received interrupt is disabled.

bit 8: DIN

RAM = 1, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is enabled.

RAM = 0, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is disabled.

bit 7: DIN

IR = 1, IrDA mode is enabled.

IR = 0, IrDA mode is disabled.

bit 6: DIN

ST = 1, Transmit two stop-bits.

ST = 0, Transmit one stop-bit.

bit 5: DIN

PE = 1, Parity is enabled for both transmit (state of Pt) and receive.

PE = 0, Parity is disabled for both transmit and receive.

bit 4: DIN

 $L = 1$, 7-bit words (8-bit words if $PE = 1$)

 $L = 0$, 8-bit words (9-bit words if $PE = 1$)

bits 3–0: DIN

B3–B0 = XXXX, Baud-Rate Divisor Select Bits (see Table 6)

Table 3. Read Configuration (D15, D14 = 0, 1)

D15 is present at DOUT on \overline{CS} 's falling edge. Consecutive bits are clocked out on SCLK's falling edge.

Notes:

bit 15: DOUT

 $R = 1$, Data is available to be read or is being read from the receive register or FIFO.

 $R = 0$, Receive register and FIFO are empty.

bit 14: DOUT

 $T = 1$, Transmit buffer is empty.

 $T = 0$, Transmit buffer is full.

bit 13: DOUT

 $\overline{FEN} = 0$, FIFO is enabled.

 \overline{FEN} = 1, FIFO is disabled.

bit 12: DOUT

SHDNo = 1, Software shutdown is enabled.

SHDNo = 0, Software shutdown is disabled.

bit 11: DOUT

 \overline{TM} = 1, Transmit buffer empty interrupt is enabled.

 \overline{TM} = 0, Transmit buffer empty interrupt is disabled.

bit 10: DOUT

 $\overline{\text{RM}}$ = 1, Data available in the receive register or FIFO interrupt is enabled.

 $\overline{\text{RM}}$ = 0, Data available in the receive register or FIFO interrupt is disabled.

bit 9: DOUT

 \overline{PM} = 1, Parity bit high received interrupt is enabled.

 \overline{PM} = 0, Parity bit received interrupt is disabled.

bit 8: DOUT

RAM = 1, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is enabled.

RAM = 0, Receiver-activity (shutdown mode)/Framing-error (normal operation) interrupt is disabled.

bit 7: DOUT

 $IR = 1$, IrDA mode is enabled.

 $IR = 0$, IrDA mode is disabled.

bit 6: DOUT

ST = 1, Transmit two stop-bits.

ST = 0, Transmit one stop-bit.

bit 5: DOUT

 $PE = 1$, Parity is enabled for both transmit (state of Pt) and receive.

 $PE = 0$, Parity is disabled for both transmit and receive.

bit 4: DOUT

 $L = 1$, 7-bit words (8-bit words if $PE = 1$)

 $L = 0$, 8-bit words (9-bit words if $PE = 1$)

bits 3–0: DOUT

B3–B0 = XXXX Baud-Rate Divisor Select Bits (see Table 6)

bit 15, 14: DIN

0,1 = Read Configuration

bits 13–1: DIN

Zeros

bit 0: DIN

If TEST = 1 and \overline{CS} = 0, then \overline{RTS} = 16xBaudCLK $TEST = 0$. Disables test mode

Table 4. Write Data (D15, D14 = 1, 0)

D15 is present at DOUT on \overline{CS} 's falling edge. Consecutive bits are clocked out on SCLK's falling edge.

Notes:

bit 15: DOUT

 $R = 1$, Data is available to be read or is being read from the receive register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

 $T = 1$, Transmit buffer is empty.

 $T = 0$, Transmit buffer is full.

bits 13–11: DOUT

Zeros

bit 10: DOUT

RA/FE = Receive-Activity (Uart shutdown)/Framing-Error (Normal Operation) bit

bit 9: DOUT

 $CTS = \overline{CTS}$ input state. If $CTS = 0$, then $\overline{CTS} = 1$ and vice versa.

bit 8: DOUT

 $Pr =$ Received Parity Bit. This is only valid if $PE = 1$.

bits 7–0: DOUT

D7t–D0t = Received Data Bits. $D7r = 0$ for $L = 1$.

bits 15, 14: DIN

1, $0 =$ Write Data

bits 13–11: DIN

Zeros

bit 10: DIN

 \overline{TE} = 1, Disables transmit and only \overline{RTS} will be updated.

 \overline{TE} = 0, Enables transmit.

bit 9: DIN

 $RTS = 1$, Configures $\overline{RTS} = 0$ (logic low).

 $RTS = 0$, Configures $\overline{RTS} = 1$ (logic high).

bit 8: DIN

Pt = 1, Transmit parity bit is high. If $PE = 1$, a high parity bit will be transmitted. If $PE = 0$, then no parity bit will be transmitted.

Pt = 0, Transmit parity bit is low. If $PE = 1$, a low parity bit will be transmitted. If $PE = 0$, then no parity bit will be transmitted.

bits 7–0: DIN

D7t–D0t = Transmitting Data Bits. D7t is ignored when $L = 1$.

MAX3110E/MAX3111E MAX3110E/MAX3111

Table 5. Read Data (D15, D14 = 0, 0)

D15 is present at DOUT on $\overline{\text{CS}}$'s falling edge. Consecutive bits are clocked out on SCLK's falling edge.

Notes:

bits 15: DOUT

 $R = 1$, Data is available to be read or is being read from the receive register or FIFO.

R = 0, Receive register and FIFO are empty.

bit 14: DOUT

 $T = 1$, Transmit buffer is empty.

 $T = 0$, Transmit buffer is full.

bits 13–11: DOUT

Zeros

bit 10: DOUT

RA/FE = Receive-Activity (UART shutdown)/Framing-Error (Normal Operation) Bit

bit 9: DOUT

 $CTS = \overline{CTS}$ input state. If $CTS = 0$, then $\overline{CTS} = 1$ and vice versa.

bit 8: DOUT

 $Pr =$ Received parity bit. This is only valid if $PE = 1$.

bits 7–0: DOUT

/VI/IXI/VI

D7t–D0t = Received Data Bits. $D7r = 0$ for $L = 1$.

bits 15, 14: DIN $0, 0$ = Read Data **bits 13–0: DIN** Zeros

Baud-Rate Generator

The baud-rate generator determines the rate at which the transmitter and receiver operate. Bits B3–B0 in the write configuration register determine the baud-rate divisor (BRD), which divides the X1 oscillator frequency. The on-board oscillator operates with either a 1.8432MHz or a 3.6864MHz crystal or is driven at X1 with a 45% to 55% duty-cycle square wave. Table 6 shows baud-rate divisors for given input codes as well as the baud rate for 1.8432MHz and 3.684MHz crystals. The generator's clock is 16-times the baud rate.

Interrupt Sources and Masks

Using the Read Data or Write Data register clears the interrupt IRQ, assuming the conditions that initiated the interrupt no longer exist. Table 7 gives the details for each interrupt source. Figure 6 shows the functional diagram for the interrupt sources and mask blocks.

Following are two examples of setting up an IRQ for the MAX3110E/MAX3111E:

Example 1. Set up only the transmit buffer-empty interrupt. Send the 16-bit word below into DIN of the MAX3110E/MAX3111E using the Write Configuration register. This 16-bit word configures the MAX3110E/ MAX3111E for 9600bps, 8-bit words, no parity, and one stop bit with a 1.8432MHz crystal.

binary 1100100000001010

HEX C80A

Example 2. Set up only the data-available (or databeing-read) interrupt.

Send the 16-bit word below into DIN of the MAX3110E/MAX3111E using the Write Configuration register. This 16-bit word configures the MAX3110E/ MAX3111E for 9600bps, 8-bit words, no parity, and one stop bit with a 1.8432MHz crystal.

> binary 1100010000001010 HEX C40A

Receive FIFO

The MAX3110E/MAX3111E contain an 8-word receive FIFO for data received by the UART to minimize processor overhead. Using the UART-software shutdown clears the receive FIFO. Upon power-up, the receive FIFO is enabled. To disable the receive FIFO, set the FEN bit high when writing to the Write Configuration register. To check whether the FIFO is enabled or disabled, read back the FEN bit using the Read Configuration.

Table 6. Baud-Rate Selection*

*Standard baud rates shown in bold **Default baud rate

Figure 6. Functional Diagram for Interrupt Sources and Mask **Blocks**

Table 7. Interrupt Sources and Masks—Bit Descriptions

UART Software Shutdown

When in software shutdown, the UART's oscillator turns off to reduce power dissipation. The UART enters shutdown by a software command (SHDNi bit $= 1$). The software shutdown is entered upon completing the transmission of the data in both the Transmit register and the Transmit-Buffer register. The SHDNo bit is set when the UART enters shutdown. The microcontroller (µC) monitors the SHDNo bit to determine when the UART is shut down and then shuts down the RS-232 transceivers.

Software shutdown clears the receive FIFO, R, RA/FE, D0r–D7r, Pr, and Pt registers and sets the T bit high. Configuration bits (RM, TM, PM, RAM, IR, ST, PE, L, B0–B3, and RTS) are programmable when SHDNo = 1 and CTS is also readable. Although RA is reset upon entering shutdown, it goes high when any transitions are detected on the RX pin. This allows the UART to monitor activity on the receiver when in shutdown.

When taking the part out of software shutdown (SHDNi $= 0$), the oscillator turns on when \overline{CS} goes high. After \overline{CS} goes high, the oscillator typically takes about 25ms to stabilize. Configure the UART after the oscillator has stabilized by using a write configuration that clears all registers but RTS and CTS. If a framing error occurs, you may have not waited long enough for the oscillator to stabilize.

The hardware shutdown affects only the RS-232 transceiver, and the software shutdown affects only the UART. See the RS-232 Transceiver Hardware Shutdown section.

Dual Charge-Pump Voltage Converter The internal power supply consists of a regulated dual charge pump that provides output voltages of +5.5V (doubling charge pump) and -5.5V (inverting charge pump), using a $+3.3V$ supply (MAX3111E) or a $+5V$ supply (MAX3110E). The charge pump operates in discontinuous mode; if the output voltages are less than 5.5V, the charge pump is enabled, and if the output voltages exceed 5.5V, the charge pump is disabled. Each charge pump includes internal flying capacitors and reservoir capacitors to generate the V+ and V- supplies.

RS-232 Transmitters

The transmitters are inverting-level translators that convert CMOS-logic levels to ±5.0V EIA/TIA-232 levels. The transmitters guarantee a 230kbps data rate with worstcase loads of $3k\Omega$ in parallel with 1000pF, providing compatibility with PC-to-PC communication software (such as LapLink™). Transmitters can be paralleled because the outputs are forced into a high-impedance state when the device is in hardware shutdown $(\overline{\text{SHDN}})$ = GND). The MAX3110E/MAX3111E permit the outputs to be driven up to $\pm 12V$ while in shutdown. The transmitter inputs do not have pull-up resistors. Connect unused inputs to GND or V_{CC}.

RS-232 Receivers

The receivers convert RS-232 signals to CMOS-logic output levels. The MAX3110E/MAX3111E receivers have inverting outputs and are always active, even when the part is in hardware (or software) shutdown.

RS-232 Transceiver Hardware Shutdown

Supply current falls to ICCSHDN(H) when in hardware shutdown mode ($\overline{\text{SHDN}}$ = low). When shut down, the device's charge pumps are turned off, V+ is pulled down to V_{CC}, V- is pulled to ground, and the transmitter outputs are disabled (high impedance). The time required to exit shutdown is typically 100µs, as shown in Figure 7. Connect $\overline{\text{SHDN}}$ to V_{CC} if the shutdown mode is not used. The UART software shutdown does not affect the RS-232 transceiver.

±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver outputs and receiver inputs of the MAX3110E/MAX3111E have extra protection against static electricity. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the MAX3110E/MAX3111E keep working without latchup, whereas competing RS-232 products can latch and must be powered down to remove latchup.

ESD protection is tested in various ways; the transmitter outputs and receiver inputs devices are characterized for protection to the following limits:

- ±15kV using the Human Body Model
- ±8kV using the Contact-Discharge Method specified in IEC 1000-4-2
- ±15kV using the Air-Gap Method specified in IEC 1000-4-2

Figure 7. MAX3111E Transmitter Outputs Exiting Shutdown or Powering Up

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim's Quality Assurance (QA) group for a reliability report that documents test setup, methodology, and results.

Human Body Model

Figure 8a shows the Human Body Model, and Figure 8b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5 kΩ resistor.

IEC 1000-4-2

The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX3110E/ MAX3111E help you design equipment that meets Level 4 (the highest level) of IEC 1000-4-2 without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC1000-4-2 is higher peak current in IEC 1000-4-2, because series resistance is lower in the IEC 1000-4-2 model. Hence, the ESD that withstands voltage measured to IEC 1000-4-2 is generally lower than that measured using the Human Body Model. Figure 9a shows the IEC 1000-4-2 model, and Figure 9b shows the current waveform for the \pm 8kV IEC 1000-4-2 Level 4 ESD contact-discharge test.

LapLink is a trademark of Traveling Software.

Figure 8a. Human Body ESD Test Model

The air-gap test involves approaching the device with a charged probe. The contact-discharge method connects the probe to the device before the probe is energized.

Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing, not just RS-232 inputs and outputs. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.

Figure 8b. Human Body Model Current Waveform

Figure 9a. IEC 1000-4-2 ESD Test Model Figure 9b. IEC 1000-4-2 ESD Generator Current Waveform

Applications Information

Crystals, Oscillators, and Ceramic Resonators

The MAX3110E/MAX3111E include an oscillator circuit derived from an external crystal oscillator for baud-rate generation. For standard baud rates, use a 1.8432MHz or 3.6864MHz crystal. The 1.8432MHz crystal results in lower operating current; however, the 3.6864MHz crystal may be more readily available in surface mount.

MAX3110E/MAX3111E MAX3110E/MAX3111

Ceramic resonators are low-cost alternatives to crystals and operate similarly, although the Q and accuracy are lower. Some ceramic resonators are available with integral load capacitors, which can further reduce cost. The tradeoff between crystals and ceramic resonators is in initial-frequency accuracy and temperature drift. Keep the total error in the baud-rate generator below 1% for reliable operation with other systems. This is accomplished easily with a crystal and, in most cases, is achieved with ceramic resonators. Table 8 lists different types of crystals and resonators and their suppliers.

The MAX3110E/MAX3111E's oscillator supports parallel-resonant mode crystals and ceramic resonators or can be driven from an external clock source. Internally, the oscillator consists of an inverting amplifier with its input, X1, tied to its output, X2, by a bias network that self-biases the inverter at approximately V_{CC}/2. The external feedback circuit, usually a crystal from X2 to X1, provides 180° of phase shift, causing the circuit to oscillate. As shown in the Standard Application Circuit, the crystal or resonator is connected between X1 and X2, with the load capacitance for the crystal being the series combination of C1 and C2. For example, for a 1.8432MHz crystal with a specified load capacitance of 11pF, use capacitors of 22pF on either side of the crystal to ground. Series-resonant mode crystals have a slight frequency error, typically oscillating 0.03% higher than

specified series-resonant frequency when operated in parallel mode.

Note: It is very important to keep crystal, resonator, and load-capacitor leads and traces as short and direct as possible. Make the X1 and X2 trace lengths and ground tracks short, with no intervening traces. This helps minimize parasitic capacitance and noise pickup in the oscillator, and reduces EMI. Minimize capacitive loading on X2 to minimize supply current. The MAX3110E/ MAX3111E's X1 input can be driven directly by an external CMOS clock source. The trip level is approximately equal to $V_{\text{CC}}/2$. Make no connection to X2 in this mode. If a TTL or non-CMOS clock source is used, ACcouple it with a 10nF capacitor to X1. A 2V peak-topeak swing on the input is required for reliable operation.

RS-232 Transmitter Outputs Exiting Shutdown

Figure 7 shows two RS-232 transmitter outputs exiting shutdown mode. As they become active, the two transmitter outputs are shown going to opposite RS-232 levels (one transmitter input is high; the other is low). Each transmitter is loaded with $3k\Omega$ in parallel with 2500pF. The transmitter outputs display no ringing or undesirable transients as they come out of shutdown. Note that the transmitters are enabled only when the magnitude of V- exceeds approximately 3V.

High Data Rates

The MAX3110E/MAX3111E maintain the RS-232 ±5.0V minimum transmitter output-voltage specification even at the highest guaranteed data rate. Figure 10 shows a transmitter loopback test circuit. Figure 11 shows a loopback test result at 120kbps, and Figure 12 shows the same test at 250kbps. For Figure 11, both transmitters are driven simultaneously at 120kbps into an RS-232 receiver in parallel with 1000pF. For Figure 12, a single transmitter is driven at 250kbps, and both transmitters are loaded with an RS-232 receiver in parallel with 1000pF.

Figure 10. Loopback Test Circuit

Figure 11. Loopback Test Result at 120kbps

/VI/IXI/VI

Interconnection with 3.3V and 5V Logic

The MAX3110E/MAX3111E can directly interface with various 3.3V and 5V logic families, including ACT and HCT CMOS. See Table 9 for more information on possible combinations of interconnections.

Typical Applications

The MAX3110E/MAX3111E each contain a UART, two RS-232 drivers, and two RS-232 receivers in one package. The standard RS-232 typical operating circuit is shown in Figure 13.

Figure 13. RS-232 Typical Operating Circuit

Table 9. Logic-Family Compatibility with Various Supply Voltages

An IR and RS-232 typical operating circuit is shown in Figure 14. Since the MAX3110E/MAX3111E's internal UART has IrDA capability, a standard IR transceiver (the MAX3120) can be used to provide the IrDA communication. The two-driver/two-receiver RS-232 transceiver can be used with a software UART to provide RS-232 communication.

9-Bit Networks

The MAX3110E/MAX3111E support a common multidrop communication technique referred to as 9-bit mode. In this mode, the parity bit is set to indicate a message that contains a header with a destination address. The MAX3110E/MAX3111E's parity mask can be set to generate interrupts for this condition. Operating a network in this mode reduces the processing overhead of all nodes by enabling the slave controllers to ignore most message traffic. This relieves the remote processor to handle more useful tasks.

Figure 14. IR and RS-232 Typical Operating Circuit

In 9-bit mode, the MAX3110E/MAX3111E is set up with eight bits plus parity. The parity bit in all normal messages is clear but is set in an address-type message. The MAX3110E/MAX3111E's parity-interrupt mask generates an interrupt on high parity when enabled. When the master sends an address message with the parity bit set, all MAX3110E/MAX3111E nodes issue an interrupt. All nodes then retrieve the received byte to compare to their assigned address. Once addressed, the node continues to process each received byte. If the node was not addressed, it ignores all message traffic until a new address is sent out by the master.

The parity/9th-bit interrupt is controlled only by the data in the receive register and is not affected by data in the FIFO, so the most effective use of the parity/9th-bit interrupt is with FIFO disabled. With the FIFO disabled, received non-address words can be ignored and not even read from the UART. For more detailed information on 9-bit mode, refer to the MAX3100 data sheet.

SIR IrDA Mode

The MAX3110E/MAX3111E's IrDA mode can be used to communicate with other IrDA SIR-compatible devices or to reduce power consumption in opto-isolated applications.

In IrDA mode, a bit period is shortened to 3/16 of a baud period (1.61µs at 115,200 baud). A data zero is transmitted as a pulse of light $(TX \text{ pin} = \text{logic low}, \text{RX})$ pin = logic high), as shown in Figure 15.

In receive mode, the RX signal's sampling is done halfway into the transmission of a high level. The sampling is done once (instead of three times, as in normal mode). The MAX3110E/MAX3111E ignore pulses shorter than approximately 1/16 of the baud period. The IrDA device that is communicating with the MAX3110E/ MAX3111E must be set to transmit pulses at 3/16 of the baud period. For compatibility with other IrDA devices, set the format to 8-bit data, one stop, no parity. For more detailed information on SIR IrDA mode, refer to the MAX3100 data sheet.

Figure 15. IrDA Timing

Layout and Power-Supply _____________________Considerations

The MAX3110E/MAX3111E require basic layout techniques and fundamental power supply considerations. The minimum requirements include: (1) placing a 1µF ceramic bypass capacitor as close as possible to Vcc, preferably right next to the V_{CC} lead or on the opposite side of the PCB directly below the V_{CC} lead; (2) using an internal ground plane within the PCB, returning all circuit grounds to this ground plane, or using a 'star' ground technique where all circuit grounds are returned to a common ground point at the 'GND' lead of the IC; 3) ensuring that the power source to the IC has a low inductive path and is high-frequency bypassed to absorb ESD events with significant Figure 15. IrDA Timing

Figure 15. IrDA Timing
 Layout an

The MAX3110E/MAX3111E re

niques and fundamental power

The minimum requirements in

ceramic bypass capacitor as a

preferably right next to the VCC

side of th

MAX3110E/MAX3111E

MAX3110E/MAX311E

Listing 1. Outline for a MAX3110E/MAX3111E Software Driver

This is a C-language outline of an interrupt-driven software driver that interfaces to a MAX3110E/MAX3111E, providing an intermediate layer between the bit-manipulation subroutine and the familiar PutChar / GetChar subroutines.

User must supply code for managing the transmit and receive queues, as well as the low-level hardware interface itself. The interrupt control hardware must be initialized before this driver is called.

```
char is an 8 bit character. int is a 16 bit unsigned integer.
& is the bitwise Boolean AND operator. | is the bitwise Boolean OR operator.
/* High level interface routine to put a character to the MAX3110E/MAX3111E. */
PutChar ( char c )
{
      EnQueue ( txqueue, c );
      /* enable the transmit-buffer-empty interrupt */
      config = config | 0x0800; /* set the TM bit */
      config = config | 0xC000; /* set bits 15 and 14 */MAX3110E/MAX3111E ( config );
}
/* High level interface routine to get a character from the MAX3110E/MAX3111E.
** Wait for a character to be received, if necessary.
*/
char GetChar ( )
{
      while ( IsQueueEmpty ( rxqueue ) )
            /* wait for data to be received */ ;
      return DeQueue ( rxqueue );
}
/* Configure the MAX3110E/MAX3111E with the specified baud rate. */
ConfigureMAX3110E/MAX3111E ( int baud_rate_index )
\left\{ \right.baud rate index = baud rate index & 0x000F; /* restrict to a 4 bit field */
      config = 0 \times C400 + baud rate index; /* enable received data interrupt */
      MAX3110E/MAX3111E ( config );
}
/* private variable that stores the configuration settings for the MAX3110E/MAX3111E
*/
int config;
/* Low level communication routine between the computer and the MAX3110E/MAX3111E.
** This is a PRIVATE routine to be used only within the driver software.
*/
int MAX3110E/MAX3111E ( int mosi )
{
      int miso;
      /* this is interface-specific.
      ** Transmit 16 bits of master-out, slave-in data, MSB first,
      ** while simultaneously receiving 16 bits of master-in, slave-out data.
      ** If and SPI hardware interface is available, use (CPOL=0,CPHA=0) mode.
      ** Lacking specialized hardware, just set and clear I/O bits to generate
      ** the waveform in figures 2 and 3 in the MAX3110E/MAX311E data sheet.
      */
      return miso; /* return 16 bits of master-in, slave-out data, MSB first */
```
MAXM

}

```
Listing 1. Outline for a MAX3110E/MAX3111E Software Driver (continued)
```

```
/* This driver needs a txqueue transmit-data queue and a rxqueue receive-data queue.
** These can be ring buffers or any other kind of first-in, first-out data queue.
*/
EnQueue ( queue , char )
char DeQueue ( queue )
true/false IsQueueEmpty ( queue )
/* Interrupt service routine called when the MAX3110EMAX3111E's INT pin falls to a
low level.
** This is a PRIVATE routine to be used only within the driver software.
*/
ServiceMAX3110E/MAX3111Eint ( )
{
      int rxdata;
      int txdata;
      char c;
      /* issue a READ DATA command to discover the cause of the interrupt */
      rxdata = MAX3110E/MAX3111E ( 0 );
      if ( rxdata & 0x8000 ) /* the R bit = 1 */
      {
            c = rxdata & 0x00FF; /* get the received character data */
            EnQueue ( rxqueue, c );
      }
      if ( rxdata & 0x4000 ) /* the T bit = 1*/{
            if ( IsQueueEmpty ( txqueue ) )
            {
                  /* mask the transmit-buffer-empty interrupt */
                  config = config \& \sim 0x0800; /* clear the TM bit */
                  config = config | 0xC000; /* set bits 15 and 14 */MAX3110E/MAX3111E ( config );
            }
            else /* transmit some data */
            {
                  /* issue a WRITE DATA command */
                  txdata = DeQueue ( txqueue );
                  c = txdata & 0x00FF; /* get the transmit character */MAX3110E/MAX3111E ( 0x8000 | c );
            }
      }
} /* end of ServiceMAX3110E/MAX3111Eint */
```
Ordering Information

TOP VIEW 1 R2IN 28 T2OUT 2 R2OUT 27 GND 3 T2IN 26 V-4 T1IN 25 C2- **MAXIM** R1OUT 5 24 C2+ MAX3110E R1IN 6 23 C1- MAX3111E 7 T1OUT 22 C1+ V_{CC} 8 21 V+ X2 $\sqrt{9}$ 20 SHDN X1 |10 19 IRQ CTS |11 18 CS 12 RTS 17 SCLK 13 RX 16 DOUT 14 TX 15 DIN

Narrow DIP/Wide SO

Pin Configuration

Chip Information

TRANSISTOR COUNT: 7977

Package Information

Package Information (continued)

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX3110E/MAX3111E

MAX3110E/MAX3111E

32 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.